DISTRIBUTED MODEL FOR THERMAL CHARACTERISATION
OF OXIDE ISOLATED SILICON GERMANIUM
HETEROJUNCTION BIPOLAR
TRANSISTORS

by

SHARATH PATIL

Presented to the Faculty of the Graduate School of
The University of Texas at Arlington in Partial Fulfillment
of the Requirements
for the Degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

THE UNIVERSITY OF TEXAS AT ARLINGTON
May 2011
ACKNOWLEDGEMENTS

I would like to thank Dr. Ronal Carter for his constant support and guidance throughout my research. I would also like to thank Dr. Alan Davis and Dr. Howard Russel for their valuable inputs and thoughts during the course of my work. It was a great learning experience to work under the AICR research group. My sincere thanks to Dr. Davis for reviewing the thesis report.

I am grateful to National Semiconductors for funding this research project. I would like to thank the department of Electrical Engineering at UTA for the support. I would also like to thank my colleagues at AICR - Ardasheir Rahman, Arun Thomas and Valay Shah for their help during my research work.

Finally, I would like to thank my family members and friends for providing me moral support throughout my course.

April 14, 2011
ABSTRACT

DISTRIBUTED MODEL FOR THERMAL CHARACTERISATION
OF OXIDE ISOLATED SILICON GERMANIUM
HETEROJUNCTION BIPOLAR
TRANSISTORS

Sharath Patil, M.S.

The University of Texas at Arlington, 2011

Supervising Professor: Ronald L. Carter

Demand for high-speed and cost-effective devices has resulted in the development of smaller, high frequency devices. Since semiconductor devices are getting smaller, self-heating effects have become more important. Self-heating increases the temperature of the devices and results in variations in the electrical properties of the circuit in which these devices are used. Hence, it is important to accurately characterize the self-heating effects and develop reliable models, so that these effects can be taken into consideration in the simulations during the design process. This work deals with the development of the Vertical Bipolar Inter-Company (VBIC) model parameters to characterize self-heating in SOI SiGe transistors which have been fabricated by National Semiconductors (NSC). The distributed nature of thermal impedance of the wafer has been studied. The dependence of thermal resistance on the power dissipation has also been verified by DC characterization results. The time domain, DC and frequency domain measurements provide similar results for thermal resistance. The thermal resistance varies from 2400 K/W to 4700 K/W for a 0.25x20 µm² device manufactured by NSC.

iv
# TABLE OF CONTENTS

ACKNOWLEDGEMENTS ........................................................................................................ iii  
ABSTRACT ...................................................................................................................... iv  
LIST OF ILLUSTRATIONS ................................................................................................ vii  
LIST OF TABLES ............................................................................................................... ix  

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Hetero-junction Bipolar Transistors</td>
<td>1</td>
</tr>
<tr>
<td>1.2 CBC8 Process for High-Performance Analog and RF IC Design</td>
<td>2</td>
</tr>
<tr>
<td>1.2.1 Structure of SiGe NPN HBT</td>
<td>4</td>
</tr>
<tr>
<td>1.3 Self-heating in SiGe NPN HBT</td>
<td>4</td>
</tr>
<tr>
<td>1.3.1 Self-heating of a transistor</td>
<td>4</td>
</tr>
<tr>
<td>1.3.2 VBIC model of a transistor</td>
<td>6</td>
</tr>
<tr>
<td>1.3.3 Thermal impedance components of SiGe NPN HBT</td>
<td>7</td>
</tr>
<tr>
<td>2. THERMAL IMPEDANCE CALCULATIONS</td>
<td>11</td>
</tr>
<tr>
<td>2.1 Introduction</td>
<td>11</td>
</tr>
<tr>
<td>2.2 Thermal Impedance calculation of Si tub and buried oxide</td>
<td>11</td>
</tr>
<tr>
<td>2.3 Thermal Impedance calculation of Si wafer</td>
<td>14</td>
</tr>
<tr>
<td>3. DISTRIBUTED MODELS FOR THERMAL IMPEDANCE OF WAFER</td>
<td>16</td>
</tr>
<tr>
<td>3.1 Recursive distributed model for the thermal impedance of SiGe HBT</td>
<td>18</td>
</tr>
<tr>
<td>3.1.1 Finding the optimal values of parameters $R_0$ and $k$</td>
<td>20</td>
</tr>
<tr>
<td>3.2 Joy and Schlig’s method to calculate wafer thermal impedance</td>
<td>21</td>
</tr>
<tr>
<td>3.3 Rinaldi’s method to calculate wafer thermal impedance</td>
<td>22</td>
</tr>
<tr>
<td>3.4 Calculation of wafer thermal capacitance</td>
<td>24</td>
</tr>
</tbody>
</table>
# LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Band diagram of NPN abrupt hetero-junction bipolar transistor</td>
<td>2</td>
</tr>
<tr>
<td>1.2 SEM cross-section showing a HBT with STI isolation on SOI</td>
<td>4</td>
</tr>
<tr>
<td>1.3 Modeling of self-heating</td>
<td>5</td>
</tr>
<tr>
<td>1.4 VBIC equivalent circuit</td>
<td>6</td>
</tr>
<tr>
<td>1.5 Structure of SOI SiGe HBT</td>
<td>8</td>
</tr>
<tr>
<td>1.6 Illustration of thermal resistance</td>
<td>9</td>
</tr>
<tr>
<td>1.7 Three pole Cauer network representing thermal impedance of HBT</td>
<td>10</td>
</tr>
<tr>
<td>1.8 Three pole Foster network representing thermal impedance of HBT</td>
<td>10</td>
</tr>
<tr>
<td>2.1 Structure of SiGe HBT</td>
<td>11</td>
</tr>
<tr>
<td>2.2 Volume considered to calculate thermal resistance</td>
<td>12</td>
</tr>
<tr>
<td>2.3 Illustration of heat source below the surface of semi-infinite medium</td>
<td>14</td>
</tr>
<tr>
<td>2.4 Cross-section of heat source and its image</td>
<td>15</td>
</tr>
<tr>
<td>3.1 Distributed model of silicon</td>
<td>17</td>
</tr>
<tr>
<td>3.2 A recursive RC network for the thermal impedance</td>
<td>19</td>
</tr>
<tr>
<td>3.3 Comparison of analytical model and 5-element recursive RC model</td>
<td>20</td>
</tr>
<tr>
<td>3.4 Comparison of transient temperature rise: measurement, 5-element recursive RC network and single RC network</td>
<td>21</td>
</tr>
<tr>
<td>3.5 Cross-section of heat source and its image</td>
<td>21</td>
</tr>
<tr>
<td>3.6 Thermal model of an integrated device with a surface heat source</td>
<td>22</td>
</tr>
<tr>
<td>3.7 Thermal equivalent network of single pole thermal impedance</td>
<td>24</td>
</tr>
<tr>
<td>3.8 Thermal response calculated using numerical and analytical expressions</td>
<td>28</td>
</tr>
<tr>
<td>4.1 Common emitter configuration setup</td>
<td>30</td>
</tr>
<tr>
<td>4.2 Transient simulation response observed at base emitter junction</td>
<td>30</td>
</tr>
</tbody>
</table>
4.3 Forward Gummel plot for low voltage NPN device with $W=0.25\,\mu m$ and $L=20\,\mu m$ .................31

4.4 Forward Gummel measurement setup ..................................................................................33

5.1 Plot of $dT$ versus $P$ for various values of $V_{CB}$ ..................................................................36

5.2 Plot of $R_{th}$ versus $T_j$ for various values of $V_{CB}$ ..............................................................36

5.3 Simulated and measured result of rising edge of $V_e$ ..........................................................38

5.4 Simulated and measured result of falling edge of $V_e$ .........................................................38

5.5 Log-log plot of inverse of $Y_{11}$ versus frequency ...............................................................40
<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Typical CBiCMOS device characteristics</td>
<td>3</td>
</tr>
<tr>
<td>1.2 Thermal and Electrical Analogy</td>
<td>8</td>
</tr>
<tr>
<td>3.1 Thermal Impedance calculations for the wafer</td>
<td>25</td>
</tr>
<tr>
<td>3.2 Comparison of analytical and numerical calculations for wafer thermal resistance</td>
<td>27</td>
</tr>
<tr>
<td>4.1 $R_B$ values such that $V_{BE} = 0.9$ V when $V_{in} = 2$ V</td>
<td>32</td>
</tr>
<tr>
<td>4.2 Values of calculated and available standard resistors</td>
<td>32</td>
</tr>
<tr>
<td>4.3 Thermal tail values for different devices and bias voltages</td>
<td>32</td>
</tr>
<tr>
<td>5.1 Input pulse parameters</td>
<td>37</td>
</tr>
<tr>
<td>5.2 Calculated and optimized Foster network values</td>
<td>39</td>
</tr>
<tr>
<td>5.3 Calculated and optimized Cauer network values</td>
<td>39</td>
</tr>
<tr>
<td>5.4 Comparison between thermal impedance parameters (Foster network) obtained from time domain and frequency domain</td>
<td>41</td>
</tr>
<tr>
<td>5.5 Comparison between DC, time domain, frequency domain and theoretical methods</td>
<td>41</td>
</tr>
</tbody>
</table>
CHAPTER 1
SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS

Hetero-junction bipolar transistors (HBTs) are used in wired and wireless communication systems, optical fiber communications, disk storages, high speed high bandwidth instrumentation, etc. These devices have been produced with values of $f_T$ nearing 240 GHz, $f_{max}$ nearing 330 GHz and extremely low noise figure [1]. HBTs are also being used in microwave power amplifiers. HBT technology is a vehicle for high efficiency, high-gain, high-power density microwave power amplifiers [2]. Silicon Germanium (SiGe) HBTs have generally been integrated with Metal Oxide Semiconductor (MOS) transistors in Bipolar Complementary MOS (BiCMOS) technology. Radio Frequency (RF) circuits are designed with HBTs and digital CMOS circuits are designed with the MOS transistors. Hence, BiCMOS technologies incorporating SiGe HBTs are useful for producing RF systems on a single chip [1].

1.1 Hetero-junction Bipolar Transistors

Hetero-junction bipolar transistors (HBTs) are different from the normal bipolar junction transistors (BJTs) with respect to the presence of hetero-structure at the base-emitter junction. An HBT is formed by replacing the homo-junction emitter by a large energy-gap material. This enables the design freedom of independently optimizing the current gain $\beta$ and the doping levels in the base and emitter regions. For most applications, high base doping and low emitter doping are preferred, whereas in a normal BJT, high current gain requires the emitter doping to be higher than base doping. High emitter-doping results in a higher base-emitter junction capacitance. Figure 1.1 illustrates the energy band diagram of an NPN HBT with an abrupt junction. The energy gap difference in base-emitter hetero-junction of a HBT causes holes from the base to experience a much higher energy barrier than the holes from the emitter.
With a voltage, $V_{BE}$, applied to the base-emitter junction, the electron injection from emitter to base is favored over the injection of holes from base to emitter. The difference in electron and hole-barriers is shown as $\Delta E_v$ in Figure 1.1. $\Delta E_v$ is the discontinuity in valence band [3]. The current gain in an HBT is given by [3]

$$
\frac{I_C}{I_{B,\text{back-inject}}} = \frac{X_{\text{emit}}}{X_{\text{base}}} \frac{D_{n,\text{base}}}{D_{p,\text{emit}}} \frac{N_{\text{emit}}}{N_{\text{base}}} \exp\left(\frac{\Delta E_v}{kT}\right)
$$

(1.1)

where $I_{B,\text{back-inject}}$ is the base current, $I_C$ is the collector current, $X_{\text{emit}}$ and $X_{\text{base}}$ are the thickness of emitter and base regions respectively, $D_{n,\text{base}}$ and $D_{p,\text{emit}}$ are the diffusion coefficients in the base and emitter regions respectively, $N_{\text{emit}}$ is the emitter doping, $N_{\text{base}}$ is the base doping, $\Delta E_v$ is the valence band discontinuity and $k$ is the Boltzmann constant [3].

![Figure 1.1 Band diagram of NPN abrupt hetero-junction bipolar transistor [3]](image)

1.2 CBC8 Process for High-Performance Analog and RF IC Design

The CBC8 process is a 0.25 \( \mu \)m complementary-SiGe BiCMOS technology, developed at National Semiconductors for high speed analog and RFIC applications. A SiGe HBT is produced by sandwiching a SiGe base between a Si collector and a Si emitter [1]. For RF and low power applications, $f_T$ of the transistors has to be improved. Silicon on insulator (SOI)
technology, integrated deep trench and shallow trench isolation offer full dielectric isolation capability. Table 1.1 highlights the important performance metrics of the technology.

<table>
<thead>
<tr>
<th>Device</th>
<th>Parameter</th>
<th>Unit</th>
<th>LV NPN</th>
<th>HV NPN</th>
<th>HV PNP</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiGe HBT</td>
<td>AE</td>
<td>μm²</td>
<td>0.25x1</td>
<td>0.25x1</td>
<td>0.25x1</td>
</tr>
<tr>
<td></td>
<td>β&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
<td>300</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;A&lt;/sub&gt;</td>
<td>V</td>
<td>200</td>
<td>250</td>
<td>85</td>
</tr>
<tr>
<td></td>
<td>f&lt;sub&gt;T&lt;/sub&gt; @ 1.5 V</td>
<td>GHz</td>
<td>57</td>
<td>34</td>
<td>38</td>
</tr>
<tr>
<td></td>
<td>f&lt;sub&gt;max&lt;/sub&gt; @ 1.5 V</td>
<td>GHz</td>
<td>95</td>
<td>85</td>
<td>80</td>
</tr>
<tr>
<td></td>
<td>NF&lt;sub&gt;min&lt;/sub&gt; @ 2 GHz</td>
<td>dB</td>
<td>0.7</td>
<td>0.7</td>
<td>0.8</td>
</tr>
<tr>
<td></td>
<td>BVCEO</td>
<td>V</td>
<td>3.0</td>
<td>5.2</td>
<td>5.2</td>
</tr>
<tr>
<td></td>
<td>BVCBO</td>
<td>V</td>
<td>12</td>
<td>19</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>1/f noise – Sib @ 1Hz</td>
<td>A²/Hz</td>
<td>5e-21</td>
<td>6e-21</td>
<td>1.5e-20</td>
</tr>
</tbody>
</table>

| CMOS     | W/L                |      | 5/0.24 | 5/0.4  | 5/0.24 | 5/0.4  |
|          | VDD                | V    | 2.5    | 3.3    | 2.5    | 3.3    |
|          | V<sub>T</sub>      | V    | 0.60   | 0.70   | 0.65   | 0.70   |
|          | ID<sub>SAT</sub>   | μA/μm | 570    | 500    | 290    | 260    |
|          | Off Current <      | pA/μm | 1.0    | 1.0    | 1.0    | 1.0    |
|          | f<sub>T</sub> @ VDD/2 | GHz | 28     | 17     | 13     | 8      |
|          | f<sub>T</sub> @ VDD | GHz | 30     | 18     | 17.5   | 10     |
1.2.1 Structure of SiGe NPN HBT

A Scanning Electron Microscope (SEM) cross-section of a CBC8 SiGe HBT with a single base, emitter and collector (BEC) configuration is shown in figure 1.2. The figure highlights the full dielectric isolation with a vertical deep trench (DT) intercepting the buried oxide (BOX) and a shallow trench isolation (STI) region.

Figure 1.2 SEM cross-section showing a HBT with STI isolation on SOI [4].

In this work, the SiGe HBT devices manufactured with the CBC8 process have been used for thermal characterization.

1.3 Self-heating in SiGe NPN HBT

1.3.1 Self-heating of a transistor

Self-heating is caused by power dissipation in the p-n junctions of the device which results in an increase in junction temperature of the device. Self-heating of a transistor is characterized by its thermal resistance and thermal capacitance. Self-heating can be modeled conceptually as illustrated in figure 1.3. A thermal network is included with the electrical model of the device. The thermal network is driven by the power dissipated in the device. The
dissipated power is calculated by adding the individual powers of the non-storage branches of the electrical network.

![Figure 1.3 Modeling of self-heating [5]](image)

The local temperature rise, $\Delta T$, from the thermal network is coupled back to the constitutive elements of the electrical network [5]. In an HBT, heat dissipation occurs mainly in the collector-base depletion region that carries the bulk of the injected current. In this region, carriers attain high velocities and give up their energy to the lattice through phonon interactions [6]. The Self-heating effect is included in the Vertical Bipolar Inter-company (VBIC) model for the HBT. This is one of the major improvements of the VBIC model over the Simulation Program with Integrated Circuit Emphasis (SPICE) Gummel Poon (SGP) model. At high frequencies, the device thermal response cannot track the electrical variations, so that the output conductance $1/r_{o}$ is equal to the intrinsic electrical value. At low frequencies, the device temperature varies with variations in applied signal and the output conductance is different from the intrinsic electrical value. The thermal admittance, $Y_{th}$, can be characterized by observing the difference between the measured output conductance and the calculated intrinsic electrical conductance [5]. The small signal admittance parameters including the effects of self-heating are given by [5]

$$y_{11}(j\omega) = g_z + \frac{g_{bb}(I_{bb} + g_n V_{bb} + g_m V_{cc})}{y_{TH} - (g_d V_c + g_{bb} V_b)} + j\omega(C_{bc} + C_{bc})$$

(1.2)
\[ y_{12}(j\omega) = \frac{g_{bt}(I_c + g_o V_c)}{y_{TH} - (g_{ct} V_c + g_{bt} V_b)} - j\omega C_{bc} \]  
(1.3)

\[ y_{21}(j\omega) = g_m + \frac{g_{ct}(I_b + g_m V_b + g_m V_c)}{y_{TH} - (g_{ct} V_c + g_{bt} V_b)} - j\omega C_{bc} \]  
(1.4)

\[ y_{22}(j\omega) = g_o + \frac{g_{ct}(I_c + g_e V_c)}{y_{TH} - (g_{ct} V_c + g_{bt} V_b)} + j\omega(C_{bc} + C_{cs}) \]  
(1.5)

where \( g_m = \partial I_b / \partial V_b \) is the intrinsic electrical input conductance, \( g_o = \partial I_c / \partial V_c \) is the intrinsic electrical output conductance, \( g_m = \partial I_b / \partial V_b - g_o \) is the intrinsic electrical transconductance, \( g_{bt} = \partial I_b / \partial \Delta T \) and \( g_{ct} = \partial I_c / \partial \Delta T \) are the thermal transconductances [5].

1.3.2 VBIC model of a transistor

Figure 1.4 VBIC equivalent circuit [7]
The VBIC model is a public domain model for the BJT/HBT. Some of the improvements of VBIC model compared to SGP model are listed below [8]:

- improved Early effect modeling
- quasi-saturation modeling
- parasitic substrate transistor modeling
- parasitic fixed (oxide) capacitance modeling
- avalanche multiplication modeling
- improved temperature dependence modeling
- decoupling of base and collector currents
- electrothermal (self-heating) modeling
- improved heterojunction bipolar transistor (HBT) modeling.

The VBIC equivalent network of a transistor is shown in figure 1.4. The parameters which model the self-heating are $R_{TH}$ and $C_{TH}$. IS is the VBIC parameter for transport saturation current [7]. At normal operating temperatures the parameters $R_{TH}$, $C_{TH}$ and IS play a significant role and the temperature dependence of other parameters can be neglected [9].

1.3.3 Thermal impedance components of SiGe NPN HBT

Shown in figure 1.5 are the three significant regions of the device which are responsible for thermal impedance viz., the Si tub, buried oxide and Si wafer. The Si tub is the region extending from the collector-base junction to the oxide as shown in figure 1.5. As shown in figure 1.5, buried oxide is the region made of silicon dioxide and located below the tub. As shown in figure 1.5, the wafer is the region located below the oxide. Heat source is located at the collector-base junction with an area equal to emitter area. A 3-pole network is connected to the $dT$ node present in the VBIC model of a HBT to include the effect of thermal impedance in simulations. The theoretical models to calculate the thermal impedance is discussed in chapter 2.
1.3.3.1 Electrical network representing the thermal impedance of SiGe HBT

The analogies between electrical and thermal domain are listed in Table 1.3. Temperature in the thermal domain is analogous to voltage in the electrical domain; time rate of heat flow in the thermal domain is analogous to current flow in the electrical domain and ambient temperature in the thermal domain is analogous to ground in the electrical domain.

Table 1.3 Thermal and Electrical Analogy

<table>
<thead>
<tr>
<th>Thermal</th>
<th>Electrical</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature T in Kelvin</td>
<td>Voltage V in volt</td>
</tr>
<tr>
<td>Heat flow P in W</td>
<td>Current I in Amp</td>
</tr>
<tr>
<td>Thermal Resistance Rth</td>
<td>Resistance R in ohm</td>
</tr>
<tr>
<td>Thermal capacitance Cin</td>
<td>Capacitance C in Farad</td>
</tr>
<tr>
<td>Ambient Temperature Kelvin (K)</td>
<td>Ground Volt (V)</td>
</tr>
</tbody>
</table>

As shown in figure 1.6 (a), the analogy between the resistances in the thermal domain and the electrical domain is illustrated by a block of solid whose top and bottom surfaces are maintained at temperatures $T_1$ and $T_2$ respectively. The thermal resistance of the solid is given by:
where \( P \) is the power flowing from the top surface to the bottom surface.

The equivalent electrical network for the block is shown in figure 1.6 (b). The heat energy stored in the thermal capacitances is calculated as shown below:

\[
Q_h = (T_1 - T_{\text{ambient}}) \frac{C_{\text{th}}}{2} + \left( T_2 - T_{\text{ambient}} \right) \frac{C_{\text{th}}}{2}
= (T_{\text{avg}} - T_{\text{ambient}}) C_{\text{th}}
\]

(1.7)

where \( T_{\text{avg}} = (T_1 + T_2)/2 \) is the average temperature of the solid and \( T_{\text{ambient}} \) is the ambient temperature.

Figure 1.6 Illustration of thermal resistance (a) A block of solid (b) Equivalent electrical network

Thermal impedance of SiGe HBT can be represented using two kinds of 3-pole networks; the Cauer network and the Foster network. The Cauer network physically represents the thermal impedance of a system with the capacitances connected to ground [10]. Each section is similar to the illustration in figure 1.6. The Cauer network representing the thermal
impedance of a SiGe HBT is shown in figure 1.7. The thermal resistance and the thermal capacitance of each section – tub ($R_{\text{tub}}$, $C_{\text{tub}}$), oxide ($R_{\text{ox}}$, $C_{\text{ox}}$) and wafer ($R_{\text{w}}$, $C_{\text{w}}$) are shown in the figure. The ambient temperature is analogous to the electrical ground potential. Other analogies between electrical and thermal quantities are listed in Table 1.3. The equivalent Foster network can be calculated for a given Cauer network. Each RC product of a Foster network represents the poles of the network. A 3-pole Foster network is illustrated in Figure 1.8. Spreadsheets have been developed to calculate equivalent 3-pole Foster network from a 3-pole Cauer network and vice versa and are explained in appendix C.
CHAPTER 2
THERMAL IMPEDANCE CALCULATIONS

2.1 Introduction

The important contributions for thermal impedance can be attributed to three sections of the HBT as explained in section 1.3.3.1. The structure of a SiGe HBT is repeated in figure 2.1 for convenience. The methods used to calculate the thermal impedance contributions from each section are explained in this section.

![Figure 2.1 Structure of SiGe HBT](image)

2.2 Thermal Impedance calculation of Si tub and buried oxide

The variable angle model extended to multiple layers has been used for thermal characterization of the Si tub and the buried oxide as explained in [10]. The thermal impedance of each section can be represented by lumped $R_{th}$ and $C_{th}$ elements. Thermal resistance is calculated using the volume sketched in figure 2.2. The heat source and its projection on the next layer boundary determine this volume. The angles $\alpha_1$, $\beta_1$, $\alpha_2$ and $\beta_2$ of the truncated prism are in the range of 25 to 45 degree for the Si tub and approximately equal to 0 degrees for the buried oxide. In this work, the offset in the position of the heat source at the top surface is ignored.
In [10], the thermal resistance was shown to be equal to

\[ R_{th} = \frac{1}{4kl_x} \left( \frac{1}{\gamma_e \tan \alpha - \tan \beta} \right) \ln \left( \frac{l_x + w \tan \alpha}{l_x + w \tan \beta / \gamma_e} \right) \]  \hspace{1cm} (2.1)

where \( \gamma_e = l_y / l_x \) and \( \gamma_s = L_y / L_x \) are the aspect ratios of the heating element and substrate respectively. The spreading angles are given by

\[ (\tan \alpha)_i = \frac{(\tan \alpha_1 + \tan \alpha_2)_i}{2} \]

\[ = \left(1 + \frac{1 - \rho_L l_x}{1 + \rho_L \epsilon_x^2} \right) \frac{w_n + \left[ \rho_S / (1 + \rho_S) \right] \gamma_x}{w_n + \left[ 1 / (1 + \rho_S) \right] \gamma_x} \]

\[ (\tan \beta)_i = \frac{(\tan \beta_1 + \tan \beta_2)_i}{2} \]

\[ = \left(1 + \frac{1 - \rho_L l_x \gamma_e}{1 + \rho_L \epsilon_y^2 \gamma_y} \right) \frac{w_n + \left[ \rho_S / (1 + \rho_S) \right] \gamma_x \gamma_e}{w_n + \left[ 1 / (1 + \rho_S) \right] \gamma_x \gamma_e} \]  \hspace{1cm} (2.2)

where \( i = 1,2; l_{xn} = l_x/L_x, w_n = w/L_x \) are the normalized dimensions. \( \epsilon_x \) and \( \epsilon_y \) are the eccentricity parameters given by:

\[ \epsilon_x = \frac{\sqrt{L_{x1}L_{x2}}}{L_x} ; \quad \epsilon_y = \frac{\sqrt{L_{y1}L_{y2}}}{L_y} \]

The boundary dependence comes through \( \rho_S \) and \( \rho_L \):
\[ \rho_s = \frac{k_j}{k_{i+1}} \; \rho_L = \frac{k_j}{k_L} \]

where \(k_i\) and \(k_{i+1}\) are the thermal conductivities of the present and next layer respectively, and \(k_L\) is the thermal conductivity of side walls.

The thermal capacitance calculation is not straightforward because it is difficult to associate a given volume to the heat flow path due to the distributed nature of the problem. Thermal resistance calculated using equation (2.1) utilizes a well-defined volume. The heat flow is confined to this volume and hence their limiting walls are assumed to be adiabatic. Consequently, the same volume considered for the calculation of thermal resistance can also be used for the calculation of thermal capacitance. The volume is given by

\[
V = 4 \int_0^w \left( l_x + z \tan \alpha \right) \left( l_y + z \tan \beta \right) dz
\]

\[
= 4 \left[ l_x l_y w + \left( l_x \tan \beta + l_y \tan \alpha \right) \frac{w^2}{2} + \tan \beta \tan \alpha \frac{w^3}{3} \right] \tag{2.3}
\]

Using the above volume, thermal capacitance can be calculated using

\[
C_{th} = V \rho \rho c_p \tag{2.4}
\]

where \(\rho\) is the density of the material (used to convert volume to mass) and \(c_p\) is the heat capacity (per unit mass).

With the above formulae for \(R_{th}\) and \(C_{th}\), the thermal impedance of the Si-tub and buried oxide of an SOI transistor are calculated. For the Si-tub in figure 2.1, the top surface area is equal to the area of the emitter since it is assumed that most of the current in the base flows in an area equal to the emitter area. Heat dissipation at the collector-base junction occurs within this area, and the bottom surface area is equal to the bottom surface area of the Si-tub. The height, \(w\), is equal the effective height of the tub which is the difference between the height of the tub and the depletion thickness. The angles are calculated using the appropriate formulae.
given by equation (2.2). Similarly for the buried oxide, the dimensions of the oxide are used for thermal impedance calculations.

2.3 Thermal Impedance calculation of Si wafer

Heat conduction in a wafer is similar to the heat conduction in a semi-infinite solid since the thickness of the wafer is large compared to the thickness of the Si tub and the buried oxide. It is to be noted that the distributed models are more relevant than lumped models for the calculation of wafer thermal impedance. A suitable method to calculate the thermal impedance under such a condition has been explained in [6] by considering the solution of heat dissipation by a point source. In this method the heat dissipation occurs within a specific volume \((LWH)\) at a depth \(D\) below the surface of the semi-infinite medium, as illustrated in figure 2.3.

\[
T(x, y, z, t) = \frac{P}{8C} \int_0^t \{I_A(u) \cdot I_A(u)\} du
\]  

(2.5)
where

\[ I_1(u) = \left[ \text{erf} \left( \frac{W/2 + x}{\sqrt{4ku}} \right) + \text{erf} \left( \frac{W/2 - x}{\sqrt{4ku}} \right) \right] \]  \hspace{1cm} (2.6)

\[ I_2(u) = \left[ \text{erf} \left( \frac{L/2 + y}{\sqrt{4ku}} \right) + \text{erf} \left( \frac{L/2 - y}{\sqrt{4ku}} \right) \right] \]  \hspace{1cm} (2.7)

\[ I_3(u) = \left[ \text{erf} \left( \frac{D + H + z}{\sqrt{4ku}} \right) + \text{erf} \left( \frac{-D - z}{\sqrt{4ku}} \right) + \text{erf} \left( \frac{D + H - z}{\sqrt{4ku}} \right) + \text{erf} \left( \frac{-D + z}{\sqrt{4ku}} \right) \right] \]  \hspace{1cm} (2.8)

\( k \) is the thermal diffusivity of the medium and

\[ C = V \rho c_p \]

where \( \rho \) is the density of the medium and \( c_p \) is the heat capacity (per unit mass). The thermal resistance is calculated by evaluating equation (2.5) as \( t \to \infty \) and is given by

\[ R_r(x, y, z) = \frac{T(x, y, z, \infty)}{P} \]  \hspace{1cm} (2.9)

where \( P \) is the power dissipated in the volume.

The power dissipation is assumed to be independent of position, i.e., the power is dissipated uniformly throughout the heat sources. For the calculations in equation (2.5), the source of heat is assumed to be at the interface of the buried oxide and the Si-wafer (referring to figure 2.1), and that its thickness is negligible. The detailed calculations for wafer thermal impedance are explained in chapter 3.

Figure 2.4 Cross-section of heat source and its image [6]
CHAPTER 3
DISTRIBUTED MODELS FOR THERMAL IMPEDANCE OF WAFER

Since the dimensions of the wafer region are large compared to other regions of the CBC8 HBT device [4], the lumped element models cannot be used for the calculation of wafer thermal impedance. Since a real world device consists of a continuous distribution of matter, the lumped element models may not be accurate in determining the accurate thermal impedance [11]. The wafer region can be treated as being made up of a large number of hypothetical finite elements having their own $R_{th}$ and $C_{th}$ values as illustrated in figure 3.1 (a). All the $C_{th}$ are connected to thermal ground i.e., the ambient temperature. The equivalent electrical network representation consists of $R$ and $C$ elements connected in a Cauer fashion as shown in Figure 3.1. The thermal response is analogous to the electrical network.

The heat equation governing the heat diffusion in an isotropic medium with no heat sources or sinks is given by

$$\nabla^2 T = \frac{1}{\alpha_p} \frac{\partial T}{\partial t} \tag{3.1}$$

where $T$ is the temperature, $\alpha_p$ is the thermal diffusivity of the material and $\nabla^2$ is the Laplacian operator. In the electrical domain, the corresponding basic equation is the wave equation given by

$$\nabla^2 V = \frac{1}{v^2} \frac{\partial^2 V}{\partial t^2} \tag{3.2}$$

where $v$ is the velocity of the electromagnetic wave and $V$ is the electric potential.
An important difference between the equations (3.1) and (3.2) is that the heat diffusion equation has a dependence on the first derivative with respect to time but the transmission line equation has a dependence on the second derivative with respect to time. This implies that there will be two different reactive (energy storage) elements in the electrical equivalent circuit but only one reactive element in the thermal equivalent circuit. There is a resistance to the flow of heat in a medium which is represented by thermal resistance and there is also storage of heat in a medium which is represented by thermal capacitance. However, there is no quantity analogous to the magnetic field in the thermal domain. Hence, there is no thermal inductance [10].

The circuit in Figure 3.1 (b) is akin to an RC transmission line with resistance per unit length equal to \( R_{th}/n \) and capacitance per unit length equal to \( C_{th}/n \). The voltage equation in an RC transmission line is given by [10]
\( \frac{\partial^2 V}{\partial x^2} = R' C' \frac{\partial V}{\partial t} \)  

(3.3)

where \( R' \) is the resistance per unit length and \( C' \) is the capacitance per unit length along the transmission line.

The above equation can be generalized in three dimensions. The equation for heat diffusion in a solid is given by [10]

\[ \nabla^2 T = R_{th}' C_{th}' \frac{\partial T}{\partial t} \]  

(3.4)

where \( R_{th}' \) is the thermal resistance per unit volume and \( C_{th}' \) is the thermal capacitance per unit volume.

A convenient method to determine the distributed model would be to evaluate the thermal response as explained in [6] and fit it to an equivalent distributed thermal network. The equivalent lumped element model can be developed using the principle of conservation of energy which is analogous to the principle of conservation of charge in the electrical domain. The equivalent lumped \( R_{th}C_{th} \) network would be that which would store and dissipate the same amount of energy as that stored and dissipated in the distributed network. The electric charge, \( Q_e \), stored in a capacitor is found by integrating the capacitor current \( i(t) \) with respect to time \( t \).

\[ Q_e = \int i(t) dt \]  

(3.5)

Similarly, the heat energy, \( Q_h \), stored in a medium is given by integrating the power dissipation \( P(t) \) with respect to time \( t \),

\[ Q_h = \int P(t) dt \]  

(3.6)

### 3.1 Recursive distributed model for the thermal impedance of SiGe HBT

A recursive distributed model for the thermal impedance of a SiGe HBT is explained in [12]. The thermal impedance model based on the physical heat transfer equation results in a compact expression which is a fractional order (1/2 order) system [12]:

\[ \]
\[ Z_{TH}(p) = \frac{R_{TH}}{1 + \sqrt{R_{TH}C_{TH}\sqrt{p}}} \]  

(3.7)

where \( p \) is the Laplace variable, \( R_{TH} \) and \( C_{TH} \) represent the thermal resistance and capacitance respectively.

An upper cutoff frequency, \( f_u \), defined in [12] is given by [12]

\[ f_u \approx \frac{1}{2\pi R_0 C_0} \]  

(3.8)

where \( R_0, C_0 \) are the values of the first RC element in the distributed network shown in figure 3.2. The cutoff frequency \( f_c \) is dominated by the RC element having the highest capacitance. It follows that [12]

\[ f_c \approx \frac{1}{2\pi k^{2n} R_0 C_0} \]  

(3.9)

where \( n \) is the number of RC elements in the network and \( k \) is the recursivity co-efficient.

From equations (3.8) and (3.9), the cutoff frequency \( f_c \) can be estimated as

\[ f_u \approx k^{2n} f_c \]  

(3.10)

Figure 3.2 A recursive RC network for the thermal impedance. \( q_0 \) represents the power flow and \( \theta_0 \) represents the temperature rise [12].
3.1.1 Finding the optimal values for parameters $R_0$ and $k$

The upper cutoff frequency $f_u$ is helpful in establishing a relationship between $n$ and $k$.

For $f = f_u$, $Z_{TH} = \sqrt{2R_0}$. In the steady state, $R_{TH}$ is given by [12]

$$R_{TH} \approx \frac{R_0 \left(1 - k^{n+1}\right)}{\left(1 - k\right)} \quad (3.11)$$

The resistance $R_0$ can be calculated after fixing $f_u$. For a given number of cells, corresponding value of recursivity co-efficient $k$ can be calculated using (3.11) once the value of $R_{TH}$ is known. The R and C value for the $i^{th}$ stage is calculated recursively by multiplying $R_0$ and $C_0$ by $k^i$. For the calculation of optimal $R_0$, $C_0$ and $k$ values, equations (3.8) to (3.11) can be used to obtain the initial values. This is followed by fine tuning using optimization schemes [12].

![Figure 3.3 Comparison of analytical model and 5-element recursive RC model [12]](image)

The frequency response plot of the analytical model from equation (3.7), and a 5-element recursive RC network are shown in figure 3.3. The time domain measurement result and the transient response using a single RC model and 5-element recursive RC network are shown in figure 3.4. It can be observed that the 5-element recursive RC network provides a better fit compared to the single element model [12].
3.2 Joy and Schlig’s method to calculate wafer thermal impedance

Joy and Schlig’s method was briefly explained in section 2.2. Figure 2.4 is repeated here for convenience. Some changes are necessary to apply this method to calculate the wafer thermal impedance. Since the heat enters the wafer at the oxide-wafer interface, a plane surface heat source is assumed for calculations using equation (2.5). Hence, $H \to 0$ in figure 3.5.
The area of the heat source is equal to the area of the base of the Si-tub. In this case, the oxide is considered to be the adiabatic surface since it is a poor conductor of heat. The heat source is at oxide-wafer interface which implies that \( D \rightarrow 0 \) in figure 3.5. Also, since the objective is to find the thermal response at the oxide-wafer interface, equation (2.5) has to be evaluated at the position \((x, y, z) = (0, 0, 0)\) \[13\]. With these modifications, equation (2.5) becomes

\[
T(0,0,0,t) = \frac{P}{C} \int_0^\infty \left[ \text{erf} \left( \frac{t_W}{u} \right) \right] \left[ \text{erf} \left( \frac{t_L}{u} \right) \right] \left[ \text{erf} \left( \frac{t_H}{u} \right) \right] du \tag{3.12}
\]

where \( t_W = \frac{W^2}{16k} \), \( t_L = \frac{L^2}{16k} \) and \( t_H = \frac{H^2}{16k} \) and \( k \) is the thermal diffusivity of the wafer in \( \text{cm}^2/\text{s} \) \[13\].

The equivalent thermal resistance of the wafer is calculated by numerically integrating the above equation such where \( t \rightarrow \infty \) and using

\[
R_{th} = \frac{T(0,0,0,\infty)}{P} \tag{3.13}
\]

### 3.3 Rinaldi's method to calculate wafer thermal impedance

![Image of thermal model](image-source.png)

Figure 3.6 Thermal model of an integrated device with a surface heat source \[14\].

In \[14\], Joy and Schlig type of calculations have been done for a planar surface heat source dissipating \( q_d(t) \) W/cm\(^2\) of power per unit area. Image theory has been applied similar to the method in \[6\] as illustrated in figure 3.6. The calculations have been done assuming the
conditions similar to that in section 3.2. The temperature response at the center of the heat
source, assuming that $D = 0$ in figure 3.5 is given by

$$T_p(t) = \frac{\sqrt{\alpha P}}{k \sqrt{\pi W L}} \int_0^t \left[ \text{erf} \left( \frac{\sqrt{\pi}}{2} \frac{t_1}{u} \right) \cdot \text{erf} \left( \frac{\sqrt{\pi}}{2} \frac{t_2}{u} \right) \right] \frac{du}{\sqrt{u}}$$

(3.14)

where $\alpha$ is the thermal diffusivity in cm$^2$/s, $P$ is the power dissipated in watts, $k$ is the thermal
conductivity of substrate (W/cm-K) and $W L$ is the area of the heat source, $t_1=W^2/(4\pi \alpha)$ and
$t_2=L^2/(4\pi \alpha)$. Since $L > W$, it is assumed that $t_1 < t_2$ without the loss of generality. The above
equation does not have an analytical solution and hence the following approximations have
been used in [14] for the evaluation of the error function:

$$\text{erf}(x) \approx \begin{cases} 
\frac{2}{\sqrt{\pi}} x & \text{for } 0 \leq x \leq \frac{\sqrt{\pi}}{2} \\
1 & \text{for } x \geq \frac{\sqrt{\pi}}{2}
\end{cases}$$

(3.15)

By substituting equation (3.15) in equation (3.14), transient thermal impedance $Z_{th}(t)$
can be evaluated as [14]

$$Z_{th}(t) = \frac{T_p(t)}{P} = \frac{\sqrt{\alpha}}{k \sqrt{\pi W L}} \cdot \begin{cases} 
2\sqrt{t} & t \leq t_1 \\
2\sqrt{t_1} \left[ 1 + \ln \sqrt{t}/t_1 \right] & t_1 \leq t \leq t_2 \\
2\sqrt{t_1} \left[ 2 + \ln \sqrt{t_2}/t_1 \right] - 2\sqrt{t_1}t_2/t & t \geq t_2
\end{cases}$$

(3.16)

The steady state value of the thermal resistance $R_{th}$ ($Z_{th}$ as $t \to \infty$) is given by [14]

$$R_{th} = \frac{T_p(\infty)}{P} = \frac{1}{k \pi L} \left[ 2 + \ln \frac{L}{W} \right]$$

(3.17)

Equation (3.16) shows that the response consists of three phases separated by the two
time constants: $t_1$ determined by $W$, and $t_2$ determined by $L$. The advantage of Rinaldi's method
over Joy and Schlig's method is that it is not necessary to evaluate the numerical integration.
Hence, it is easy to carry on the computations without a significant loss of accuracy.
Calculations using the Rinaldi’s method are within 15% of calculations of those using Joy and Schlig’s method, as shown in table 3.1 (The table can be found in section 3.4).

3.4 Calculation of wafer thermal capacitance

Joy and Schlig’s and Rinaldi’s methods provide appropriate ways to calculate thermal resistance, but calculation of thermal capacitance $C_{th}$ using equation (2.4) is not accurate because of the distributed nature of the problem. Hence, $C_{th}$ has been calculated analytically [13] using the thermal response calculations of the above two methods. The method can be explained by using the analogous electrical circuit shown in figure 3.7. If $C_{eq}$ is the equivalent capacitor of the network, the value of $C_{eq}$ can be calculated by the product of voltage across $C_{eq}$ and the charge stored on it.

$$Q_C = C_{eq} \cdot V_f \Rightarrow C_{eq} = \frac{Q_C}{V_f}$$  \hspace{1cm} (3.18)

where $V_f$ is the final voltage across the capacitor.

Charge stored on the capacitor can be calculated by integrating the capacitor current with respect to time. So, $C_{eq}$ is given by

$$C_{eq} = \frac{1}{V_f} \int_{0}^{\infty} \left( I - \frac{V(t)}{R} \right) dt$$  \hspace{1cm} (3.19)

![Figure 3.7 Thermal equivalent network of single pole thermal impedance](image-url)
Using the analogy between thermal and electrical parameters, an expression for equivalent thermal capacitance $C_{th}$ of the wafer can be obtained as shown below [13]:

$$ C_{th} = \frac{1}{T_f} \int_0^\infty \left( P - \frac{T(t)}{R_{th}} \right) dt \tag{3.20} $$

where $T_f = P R_{th}$ is the final temperature reached. Using this relation in equation (3.20) and simplifying, an expression for the equivalent time constant $\tau_{th} = C_{th} R_{th}$ is obtained as given by

$$ \tau_{th} = \int_0^\infty \left( 1 - \frac{T(t)}{PR_{th}} \right) dt \tag{3.21} $$

$C_{th}$ can be readily calculated from the above expression by substituting for $T(t)/P$ from either [6] or [14]. $R_{th}$ can be calculated by the same ratio evaluated as $t \rightarrow \infty$. To evaluate the time constant, the final time was taken to be the time $t$ at which $Z_{th}(t)$ gives 99% of the value of $R_{th}$ obtained by the methods from [6] or [14]. The values of thermal resistance and time constants evaluated using these methods for various devices are shown in table 3.1

<table>
<thead>
<tr>
<th>Device</th>
<th>Dimensions of source</th>
<th>$R_{th}$ (K/W) (100%)</th>
<th>Time Constant (µs)</th>
<th>$C_{th}$ (J/K)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$W=0.25$ µm $W=3.03$ µm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L=0.6 µm</td>
<td>L=2.34 µm</td>
<td>1353</td>
<td>0.17</td>
<td>1.26E-10</td>
</tr>
<tr>
<td>L=0.8 µm</td>
<td>L=2.6 µm</td>
<td>1287</td>
<td>0.18</td>
<td>1.40E-10</td>
</tr>
<tr>
<td>L=1 µm</td>
<td>L=2.8 µm</td>
<td>1242</td>
<td>0.19</td>
<td>1.53E-10</td>
</tr>
<tr>
<td>L=5 µm</td>
<td>L=6.6 µm</td>
<td>773</td>
<td>0.45</td>
<td>5.82E-10</td>
</tr>
<tr>
<td>L=10 µm</td>
<td>L=11.8 µm</td>
<td>531</td>
<td>0.86</td>
<td>1.62E-09</td>
</tr>
<tr>
<td>L=20 µm</td>
<td>L=21.8 µm</td>
<td>344</td>
<td>1.72</td>
<td>5.00E-09</td>
</tr>
</tbody>
</table>

*Calculated using Joy and Schlig’s method; "Calculated using Rinaldi’s method
3.5 Analytical solution for the calculation of wafer thermal impedance

Joy and Schlig’s method for the calculation of wafer thermal resistance involves the evaluation of numerical integration which is not computationally efficient. So, an analytical expression was derived for the temperature response in a semi-infinite medium as shown in figure 3.4 for the special case of a square source. Using the approximation $H \to 0$ in equation (3.12), and using surface heat capacitance, $C'$, instead of volume heat capacitance, the expression for temperature response becomes [13]

$$T(t) = \frac{P}{C'} \int_0^t \left( \text{erf} \left( \frac{\sqrt{\pi t W}}{4u} \right) \cdot \text{erf} \left( \frac{\sqrt{\pi t L}}{4u} \right) \cdot \left( \frac{1}{\sqrt{\pi ku}} \right) \right) du$$

(3.22)

where $t_W = W^2/4\pi k$, $t_L = L^2/4\pi k$, $C' = \rho c A$ is the surface heat capacitance and $A = L \cdot W$.

The integral in equation (3.22) can be evaluated using an approximation for the error function erf$(x)$ given by [20]

$$\text{erf}(x) \approx \sqrt{1 - \exp \left(-\left(\frac{2x}{\sqrt{\pi}}\right)^2\right)}$$

(3.23)

Using the above approximation and putting $L = W$, the expression for $Z_{th}(t) = T(t)/P$ from equation (3.22) becomes

$$Z_{th}(t) = \frac{1}{C'} \int_0^t \left( 1 - \exp \left( -\frac{t_L}{u} \right) \right) \cdot \left( \frac{1}{\sqrt{\pi ku}} \right) du$$

(3.24)

The indefinite integral in equation (3.24) was evaluated using an online tool [15], giving an analytical expression for thermal impedance $Z_{th}(t)$ for the case $L = W$.

$$Z_{th}(t) = \frac{2}{C'} \left[ \sqrt{t} \left( 1 - \exp \left( -\frac{t_L}{t} \right) \right) + \sqrt{\pi t L} \cdot \left( 1 - \text{erf} \left( \frac{\sqrt{t_L}}{\sqrt{t}} \right) \right) \right]$$

(3.25)

The value of $R_{th}$ can be found out by putting $t \to \infty$ in equation (3.25) as given by

$$R_{th} = \frac{2}{C'} \sqrt{\frac{t_L}{k}}$$

(3.26)
3.5.1 Adapting analytical solution for the case where \( L \) is not equal to \( W \)

Equation (3.25) was modified for the case where \( L \) is not equal to \( W \) by using \( L_1 = \sqrt{L \cdot W} \). The value of \( R_{th} \) was calculated using the analytical expression and compared with the Joy and Schlig numerical calculations and the Rinaldi’s method, for various values of aspect ratio (\( L/W \)) of the heat source. The thermal resistance values obtained by the three methods are shown in table 3.2. It can be observed that the error percentage between numerical and analytical expressions for Joy and Schlig’s method increases as the value of the ratio \( L/W \) changes from 1. The thermal response for the wafer, calculated using Joy and Schlig (numerical and analytical methods) and Rinaldi’s calculations for a low voltage NPN device of emitter length 5 \( \mu \)m (\( L = 6.6 \mu \)m and \( W = 3.03 \mu \)m in table 3.2) are shown in figure 3.8. It can be observed that all the three methods show a similar response.

Table 3.2 Comparison of analytical and numerical calculations for wafer thermal resistance

<table>
<thead>
<tr>
<th>( L ) (( \mu )m)</th>
<th>( W ) (( \mu )m)</th>
<th>( L/W )</th>
<th>( R_{th} ) (K/W)</th>
<th>% error between Analytical &amp; Numerical</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.4</td>
<td>3.03</td>
<td>0.79</td>
<td>1342</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1350</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.57</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1512</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>2.6</td>
<td>3.03</td>
<td>0.86</td>
<td>1293</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1297</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.32</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1459</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>2.8</td>
<td>3.03</td>
<td>0.92</td>
<td>1248</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1250</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.17</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1409</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>3.03</td>
<td>3.03</td>
<td>1</td>
<td>1200</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1201</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.11</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1356</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>6.6</td>
<td>3.03</td>
<td>2.18</td>
<td>780</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>814</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4.40</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>865</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>11.8</td>
<td>3.03</td>
<td>3.89</td>
<td>538</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>609</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>13.23</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>585</td>
<td>Rinaldi</td>
</tr>
<tr>
<td>21.8</td>
<td>3.03</td>
<td>7.19</td>
<td>351</td>
<td>JS numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>448</td>
<td>JS analytical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>27.61</td>
<td>% error between Analytical &amp; Numerical</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>374</td>
<td>Rinaldi</td>
</tr>
</tbody>
</table>
Figure 3.8 Thermal response calculated using numerical and analytical expressions.
CHAPTER 4
COMMON EMITTER AND FORWARD GUMMEL CONFIGURATION TO CHARACTERIZE THERMAL IMPEDANCE OF SILICON GERMANIUM HBT

Time domain measurements have been taken using the common base configuration by observing the $V_{be}$ response to a pulse input at the base of the SiGe HBT as explained in appendix A. S-parameters have also been measured to characterize the thermal impedance of the devices as explained in Appendix A. In this section, a common emitter circuit has been designed which can be used for time domain measurements. Also, a method to obtain thermal resistance from forward Gummel measurements (DC measurements) [13] have been discussed.

4.1 Common emitter configuration

A common emitter circuit is shown in figure 4.1. A pulse input is given to the base through a sufficiently high resistance (to mimic a current source at the base) [13] and the $V_{be}$ response is observed. Resistor $R_b$ was designed to obtain higher thermal tail in the voltage $V_{be}$. The objective was to get a thermal tail whose magnitude is equal to at least 10% of the change in static value of $V_{be}$. The amplitude of thermal tail is the difference between peak voltage reached by the base emitter voltage, $V_{be}$, and the static value reached by $V_{be}$. Figure 4.3 illustrates the terms: “thermal tail” and “static delta $V_{be}$”.

It is required that the collector-emitter voltage, $V_{CE}$, be relatively constant. It is also desired to measure the collector current using the voltage drop across a resistor. For this purpose, a small resistor of 10 $\Omega$ is placed between $V_{CC}$ and the collector terminal [13].
4.1.1 Design of base resistor

Using the appropriate thermal network for a device, the forward Gummel curves are obtained by simulation. Forward Gummel data gives the required $V_{BE}$ and $I_C$ values to be in the safe operating area (SOA) of the device. Shown in figure 4.3 is the forward Gummel plot for a low voltage NPN device with length equal to 10 $\mu$m and width equal to 0.25 $\mu$m. The maximum $I_C$ for this device is 5.5 mA to be in SOA (from the calculations based on maximum allowed current density). From figure 4.3, it can be observed that the maximum $V_{BE}$ for this device is about 0.9 V. It was desired that $V_{BE}$ should step from 0.8V to 0.9V such that $V_{BE} = 0.9$V when
\[ V_{in} = 2V \] [13]. \( R_B \) values were designed by observing the \( I_B \) values at the required values of \( V_{BE} \) from the forward Gummel plot.

![Figure 4.3 Forward Gummel plot for low voltage NPN device with \( W=0.25 \mu m \) and \( L=10 \mu m \)](image)

### 4.1.2 Base resistor values for various devices

The base resistor \((R_B)\) values and the input-pulse amplitude values for various devices are shown in table 4.1. The base resistor was planned to be implemented using 3 resistors as shown in figure 4.1 so that the ones not required could be shorted out. The values were chosen such that the total resistance gives the highest value of the required \( R_B \). So, three resistors 283 k\( \Omega \), 51 k\( \Omega \) and 29.3 k\( \Omega \) were chosen such that the sum of the resistances is equal to the highest \( R_B \) required i.e. 367 k\( \Omega \) as. The calculated values of the resistors and available standard resistors are shown in table 4.2.

It can be observed from table 4.3 that the magnitude of thermal tail increases as \( V_{CC} \) increases, since it results in more power being dissipated in the device. Future work involves the design of a printed circuit board for a common emitter configuration for taking time domain measurements.
Table 4.1 \( R_B \) values such that \( V_{BE} = 0.9 \) V when \( V_{in} = 2 \) V

<table>
<thead>
<tr>
<th>Device L</th>
<th>Total RBB (kΩ)</th>
<th>Vin1 (V)</th>
<th>Vin2 (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 µm</td>
<td>367</td>
<td>0.856</td>
<td>2</td>
</tr>
<tr>
<td>5 µm</td>
<td>51</td>
<td>0.837</td>
<td>2</td>
</tr>
<tr>
<td>10 µm</td>
<td>29.3</td>
<td>0.841</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 4.2 Values of calculated and available standard resistors

<table>
<thead>
<tr>
<th>Calculated (kΩ)</th>
<th>Standard resistor (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>283</td>
<td>300</td>
</tr>
<tr>
<td>51</td>
<td>51</td>
</tr>
<tr>
<td>29.3</td>
<td>30</td>
</tr>
</tbody>
</table>

Table 4.3 Thermal tail values for different devices and bias voltages

<table>
<thead>
<tr>
<th>Device Length L = 0.25 µm</th>
<th>VCC = 1.25 V</th>
<th>VCC = 2.0 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device width W</td>
<td>Thermal tail (V)</td>
<td>Static delta ( V_{be} ) (V)</td>
</tr>
<tr>
<td>----------------------------</td>
<td>-----------------</td>
<td>------------------</td>
</tr>
<tr>
<td>1 µm</td>
<td>Rise 8.2</td>
<td>95.7</td>
</tr>
<tr>
<td></td>
<td>Fall 6.3</td>
<td>95.7</td>
</tr>
<tr>
<td>5 µm</td>
<td>Rise 43.5</td>
<td>88.6</td>
</tr>
<tr>
<td></td>
<td>Fall 29.5</td>
<td>88.6</td>
</tr>
<tr>
<td>10 µm</td>
<td>Rise 43.6</td>
<td>90.3</td>
</tr>
<tr>
<td></td>
<td>Fall 31.1</td>
<td>90.3</td>
</tr>
</tbody>
</table>
4.2 Forward Gummel configuration

The forward Gummel measurement setup is shown in figure 4.4. The base emitter voltage $V_{BE}$ is swept from 400 mV to 900 mV for various values of $V_{CB}$. The collector current $I_C$ and the base current $I_B$ are measured at each value of $V_{BE}$. The result of a standard forward Gummel measurement ($V_{CB} = 0$ V) is shown in figure 4.3.

4.2.1 Extraction of thermal resistance from forward Gummel measurements

The proposed method uses the VBIC model to estimate the temperature of the junction in the SiGe device [13]. $R_h$ is set to 0 in the device model so that the simulations do not consider the effect of self-heating. The SPICE parameter TEMP, which defines the ambient temperature used for simulations in the SPICE program, is optimized using the optimization routine available in the Integrated Circuit Characterization and Analysis Program (ICCAP). At several points on the forward Gummel plot, ranging from $V_{BE} = 780$ mV to $V_{BE} = 879$ mV and $V_{CE} = 0$ V to 1 V, the difference $dT_j$ between the optimized TEMP and the temperature at which measurements were taken, was calculated as shown below:

$$dT_j = TEMPs - TEMP_m$$

(4.1)
The parameter TEMPs is the optimized temperature, and TEMPm is the temperature at which measurements were taken. The thermal resistance $R_{th}$ is calculated as the ratio of change in temperature to the change in power dissipation in the device, using the following expression:

$$R_{th} = \frac{dT}{dP}$$ \hspace{1cm} (4.2)

where $P$ is the power dissipation in the device given by

$$P = V_{BE} I_B + V_{CE} I_C$$ \hspace{1cm} (4.3)

Here, $V_{BE}$ is the base-emitter voltage, $I_B$ is the base current, $V_{CE}$ is the collector-emitter voltage and $I_C$ is the collector current. Equation (4.2) is evaluated for various values of $V_{BE}$, keeping $V_{CB}$ constant so that the artifacts of the Early effect do not appear in the calculations. This procedure was repeated for various values of $V_{CB}$. As a sanity check, the VBIC thermal resistance parameter, $R_{TH}$, was also optimized by setting TEMP to the value of temperature at which the measurements were taken. The values of $R_{TH}$ obtained by optimization were exactly equal to the thermal resistance values calculated using equation (4.2). The results of the measurement are explained in the next chapter.
CHAPTER 5

RESULTS AND DISCUSSION

Based on the results of DC, time domain and frequency domain measurements, the low voltage NPN (LVNPN) HBT, manufactured using CBC8 process, has been thermally characterized. All the results presented in this section were measured for a LVNPN HBT of emitter length 20 µm and emitter width 0.25 µm, manufactured by NSC. In this work, Levenberg-Marquardt algorithm has been used for all the optimizations done in ICCAP.

5.1 Forward Gummel measurement results

Forward Gummel measurements were done using the setup shown in figure 4.4. The base emitter voltage $V_{BE}$ was swept from 400 mV to 900 mV for various values of collector-base voltage $V_{CB}$. The collector current $I_C$ and the base current $I_B$ were measured at each value of $V_{BE}$. The VBIC parameters $I_S$ and $I_{BEI}$ were optimized using the optimization function in ICCAP for the case of $V_{CB} = 0$ V. The same $I_S$ and $I_{BEI}$ were used for time domain and frequency domain simulations. Shown in figure 5.1 is the plot of the change in junction temperature, $dT_j$, versus the power dissipated, $dP$, obtained by the method explained in section 4.2.1. The figure shows four curves corresponding to four different $V_{CB}$ voltages equal to 0 V, 125 mV, 250 mV and 1 V. These curves were fit with second order polynomial trend-lines (using the option available in Microsoft Excel). Since $dT = R_{th}dP$, it is expected that the slope of various curves of $dT_j$ versus $dP$ be equal. However the slopes are not equal which may be the result of Early effect at the base-emitter junction of the HBT, since the base region is heavily doped which results in a smaller value for the VBIC parameter VER [13]. The thermal resistance was calculated by finding the slope of these curves.
Figure 5.1 Plot of $dT$ versus $P$ for various values of $V_{CB}$

Figure 5.2 Plot of $R_{th}$ versus $T_j$ (from trendline calculations) for various values of $V_{CB}$
The junction temperature $T_j = dT_j + TEMP_m$ was found for various values of power $P$ using the value of $dT_j$ obtained from the trend-lines used to fit these curves. Thermal resistance $R_{th}$ was calculated and plotted against the junction temperature $T_j$ for various $V_{CB}$ values as shown in Figure 5.2.

5.2 Time domain measurement results

Time domain measurements were taken using the common base configuration explained in appendix A. In this configuration, a pulse input is given to the emitter junction and the response at the base-emitter junction is observed. An input pulse step was chosen to give a higher thermal tail (about 16% of the change in static values of $V_{be}$). The input pulse was generated from a signal generator. The period and amplitude settings of the signal generator are found in table 5.1. Since the base is grounded, a negative input signal is given to the emitter.

Table 5.1 Input pulse parameters

<table>
<thead>
<tr>
<th>Input type</th>
<th>Period</th>
<th>Rise/Fall time</th>
<th>Low voltage</th>
<th>High voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pulse</td>
<td>100 µs</td>
<td>50 ns</td>
<td>-1.626 V</td>
<td>-792.3 mV</td>
</tr>
</tbody>
</table>

A 3-pole foster network was connected to the dT node in the VBIC model of the HBT. This electrical network represents the thermal impedance network of the device. The initial values for thermal resistance and thermal capacitance in the Foster network mentioned in table 5.2, were obtained from the spreadsheet which has been explained in appendix C. The measurement and simulation results for the rising edge are shown in figure 5.3. Similarly the measurement and simulation results for the falling edge are shown in figure 5.4. It is to be noted that the simulation was done using the optimized values of the Foster network elements using the “optimize” program in ICCAP. It can be observed that the simulation result matches with the measured data after optimization. The optimized values are compared with the starting values of the Foster network in table 5.2. It can be observed that there is a reduction of about 4% in the
total thermal resistance after the optimization of thermal resistance and thermal capacitance values.

Figure 5.3 Simulated and measured result of rising edge of $V_e$

Figure 5.4 Simulated and measured result of falling edge of $V_e$
Table 5.2 Calculated and optimized Foster network values

<table>
<thead>
<tr>
<th></th>
<th>$R_{f1}$ (K/W)</th>
<th>$T_{f1} = R_{f1}C_{f1}$ (s)</th>
<th>$R_{f2}$ (K/W)</th>
<th>$T_{f2} = R_{f2}C_{f2}$ (s)</th>
<th>$R_{f3}$ (K/W)</th>
<th>$T_{f3} = R_{f3}C_{f3}$ (s)</th>
<th>$R_{\text{total}}$ (K/W)</th>
<th>$T_{\text{eq}}$ (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Calculated</strong></td>
<td>137.5</td>
<td>13.5E-9</td>
<td>1544.9</td>
<td>207.9E-9</td>
<td>596.8</td>
<td>937.0E-9</td>
<td>2279.2</td>
<td>1.16E-6</td>
</tr>
<tr>
<td><strong>Optimized</strong></td>
<td>243.6</td>
<td>30.4E-9</td>
<td>567.9</td>
<td>1.715E-6</td>
<td>1382</td>
<td>355.2E-9</td>
<td>2193.7</td>
<td>2.10E-6</td>
</tr>
</tbody>
</table>

Table 5.3 Calculated and optimized Cauer network values

<table>
<thead>
<tr>
<th></th>
<th>$R_{c1}$ (K/W)</th>
<th>$C_{c1}$ (J/K)</th>
<th>$R_{c2}$ (K/W)</th>
<th>$C_{c2}$ (J/K)</th>
<th>$R_{c3}$ (K/W)</th>
<th>$C_{c3}$ (J/K)</th>
<th>$R_{\text{total}}$ (K/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Calculated</strong></td>
<td>1031.5</td>
<td>10.5E-12</td>
<td>1518.6</td>
<td>41.7E-12</td>
<td>343.7</td>
<td>2.54E-9</td>
<td>2279.2</td>
</tr>
<tr>
<td><strong>Optimized</strong></td>
<td>544.26</td>
<td>81.8E-12</td>
<td>1311.9</td>
<td>199E-12</td>
<td>337.35</td>
<td>4.72E-9</td>
<td>2193.7</td>
</tr>
</tbody>
</table>

The optimized Foster network was converted to Cauer network. The theoretical 3-pole Cauer network values (calculated using Masana and Joy and Schlig's method) were also compared with the optimized values as shown in table 5.3.

5.3 Frequency domain measurement results

Frequency domain measurements were done using Agilent network analyzer 8753ES as explained in appendix A. S-parameters were measured and converted into Y-parameters. The inverse of $Y_{11}$ was used for optimization instead of the impedance parameter $Z_{11}$ to avoid the artifacts of the Early effect. The device was biased at various $V_{CE}$ and $V_{BE}$ voltages, always ensuring that the device operates in the active region and well within the SOA defined for the device. The 3-pole Foster network that was used for time domain optimizations was used for estimations in frequency domain also.

The low frequency part of the $Y_{11}$ curve was matched by using the tuning function in ICCAP. The plot of inverse of $Y_{11}$ versus frequency is plotted in figure 5.5 for the following bias conditions: $V_{BE} = 862$ mV and $V_{CE} = 1.862$ V with a DC power dissipation of 19.5 mW. It can be observed that the real part of inverse of measured $Y_{11}$ in the low frequency region matches with
the simulated results. Optimization on the entire range of frequency i.e., 30 kHz to 3 GHz has not been possible and hence capacitance values have not been confirmed from frequency domain measurements.

It was observed that the total thermal resistance after optimization at low frequency was equal to 2816 K/W. The estimated thermal impedance parameters from the frequency domain measurements are compared with the thermal impedance parameters obtained from time domain in table 5.4. The thermal resistance calculated from DC measurements at \( V_{\text{BE}} = 862 \text{ mV} \) and \( V_{\text{CE}} = 1.862 \text{ V} \) as explained in section 5.1, is equal to 3367 K/W. The thermal resistances calculated from DC and frequency domain methods have an error of about 20%. It was also observed that the plots of \( 1/Y_{11} \) match in the low frequency region (30 kHz to 60 kHz) for the same total \( R_{\text{th}} \) as above (2816 K/W), when the thermal capacitances were removed and a single thermal resistor equal to total \( R_{\text{th}} \) was connected to the dt node.

Figure 5.5 Log-log plot of inverse of \( Y_{11} \) versus frequency

\[
V_{\text{BE}} = 862 \text{ mV}, \quad V_{\text{CE}} = 1.862 \text{ V}
\]

Low frequency \( R_{\text{th}} = 2816 \text{ K/W} \)

Total DC power = 19.5 mW
Table 5.4 Comparison between thermal impedance parameters (Foster network) obtained from time domain and frequency domain

<table>
<thead>
<tr>
<th></th>
<th>$R_{t1}$ (K/W)</th>
<th>$T_{t1} = R_{t1}C_{t1}$ (s)</th>
<th>$R_{t2}$ (K/W)</th>
<th>$T_{t2} = R_{t2}C_{t2}$ (s)</th>
<th>$R_{t3}$ (K/W)</th>
<th>$T_{t3} = R_{t3}C_{t3}$ (s)</th>
<th>$R_{\text{total}}$ (K/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Calculated</strong></td>
<td>137.5</td>
<td>13.5E-9</td>
<td>1544.9</td>
<td>207.9E-9</td>
<td>596.8</td>
<td>937.0E-9</td>
<td>2279.2</td>
</tr>
<tr>
<td><strong>Frequency domain, estimated</strong></td>
<td>2195.9</td>
<td>7.45E-12</td>
<td>522.7</td>
<td>2.481E-6</td>
<td>97.39</td>
<td>2.521E-6</td>
<td>2816</td>
</tr>
</tbody>
</table>

*Transformation from Cauer (calculated using Masana and Joy and Schlig’s methods) to Foster network

5.4 Summary

The results from DC, time domain and frequency domain measurements were compared with the theoretical value of $R_{th}$ obtained from the spreadsheet explained in appendix C. The results are summarized in table 5.5. The thermal resistance values from time domain and frequency domain measurements are compared with the DC characterization results at the corresponding power levels as illustrated by shaded rows in table 5.5.

Table 5.5 Comparison between DC, time domain, frequency domain and theoretical methods

<table>
<thead>
<tr>
<th>Condition</th>
<th>Total $R_{th}$ (K/W)</th>
<th>$V_{CB}$ (V)</th>
<th>$V_{BE}$ (V)</th>
<th>Power (mW)</th>
<th>$T_j^#$ (C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Theoretical</td>
<td>2279</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>27</td>
</tr>
<tr>
<td>DC measurements</td>
<td>3367</td>
<td>1.0</td>
<td>0.862</td>
<td>19.5</td>
<td>77</td>
</tr>
<tr>
<td>Frequency domain measurements</td>
<td>2816</td>
<td>1.0</td>
<td>0.862</td>
<td>19.5</td>
<td>77</td>
</tr>
<tr>
<td>DC measurements</td>
<td>2757</td>
<td>1.0</td>
<td>0.838</td>
<td>6.94</td>
<td>38.84</td>
</tr>
<tr>
<td>Time domain measurements</td>
<td>2194</td>
<td>1.0</td>
<td>0.838</td>
<td>6.94</td>
<td>38.84</td>
</tr>
</tbody>
</table>

*Calculations using Masana and Joy and Schlig’s methods; # Junction temperature inferred from trendline calculations
CHAPTER 6
CONCLUSION AND RECOMMENDATIONS

A low voltage NPN HBT device with the emitter dimensions of 0.25x20 µm² has been characterized by utilizing the results from DC, time domain and frequency domain measurements.

It has been observed that the DC, time domain and frequency domain methods give similar results for the total thermal resistance as illustrated in table 5.5.

From the observations of DC domain measurement results, it can be concluded that the thermal resistance is a function of the junction temperature. This is in agreement with the theory since the HBT is made up of Si and SiO₂ and the thermal conductivity of Si decreases with temperature (in the temperature range of 100 K to 400 K) and the thermal conductivity of SiO₂ increases with temperature (in the temperature range of 0 K to 350 K) [17]. So, it is recommended that voltage dependent resistors be connected to the dT node in the VBIC model of the transistor so that the resistors model the temperature dependence of thermal resistance.

Due to the distributed nature of the thermal resistance of the device, the thermal resistance could be more accurately modeled by a distributed RC network than a single pole RC network present in the VBIC model.
APPENDIX A

TIME DOMAIN AND FREQUENCY DOMAIN MEASUREMENTS TO CHARACTERIZE THE THERMAL IMPEDANCE OF SILICON GERMANIUM HBT
A.1 Time domain measurements

Time domain measurements have been taken with a common base circuit configuration as shown in figure A.1. The position of the low voltage NPN device of emitter area 0.25x20 \( \mu \text{m}^2 \) was identified by using the wafer layout provided by NSC. The device was probed by adjusting the position of infinity probes on the wafer. The signals at the emitter node, the base node, the collector node, and the \( V_{\text{in}} \) waveform were observed on the oscilloscope and stored into a computer in a comma separated value (CSV) format. The signal at the emitter node was formatted into an output file format recognized by ICCAP and imported into ICCAP. A pulse input block is added in the ICCAP simulation setup with the step values corresponding to \( V_{\text{in}} \).

The theoretical thermal impedance values \( R_{\text{th}} \), \( C_{\text{th}} \) for the silicon tub, oxide and wafer regions were calculated using the spreadsheet explained in appendix C. The circuit shown in figure A.1 was simulated in ICCAP using a 3-pole Foster network to define the thermal impedance network of the device. The theoretical values of \( R_{\text{th}} \) and \( C_{\text{th}} \) in the Foster network were optimized to match the measurement results with the simulated results [17]. The optimized Foster network is transformed to Cauer network to get the thermal capacitance and the thermal resistance of the tub, the oxide and the wafer regions of the HBT.

A.2 Frequency domain measurements

Frequency domain measurements have been taken on the HBT by using the setup shown in figure A.2. The Agilent network analyzer (NWA) 8753 ES was calibrated using the calibration procedure explained in [18]. The position of the low voltage NPN device of emitter area 0.25x20 \( \mu \text{m}^2 \) was identified by using the wafer layout provided by NSC. The device was probed by adjusting the position of infinity probes. The two-port S-parameters were measured in the frequency range of 30 kHz to 3 GHz using the NWA 8753ES and stored into the ICCAP as explained in [18]. The theoretical thermal impedance values \( R_{\text{th}} \), \( C_{\text{th}} \) for the silicon tub, oxide and wafer regions were calculated using the spreadsheet explained in appendix C [19].
The circuit shown in figure A.2 was simulated in ICCAP using a 3-pole Foster network to define the thermal impedance network of the device. The theoretical values of $R_{th}$ and $C_{th}$ in the Foster network were optimized to match the measurement results with the simulated results. The optimized Foster network is transformed to Cauer network to get the thermal capacitance and the thermal resistance of the tub, the oxide and the wafer regions of the HBT.
APPENDIX B

COMPACT MODELS FOR THERMAL IMPEDANCE CALCULATION OF EACH LAYER
B.1 Thermal Resistance

The thermal resistance of a small section with thickness $dt$ is given by

$$dR = \frac{dt}{kA(t)}$$

(B.1)

where $k$ is the thermal conductivity of the solid and $A(t)$ is the cross-sectional area at a depth of $t$ from the top.

![Figure B.1. Block of solid illustrating the spreading of heat.](image)

A spreading angle of 45 degree is assumed for the derivation of total thermal resistance. $L$ and $W$ are lateral dimensions of the top surface of the solid. Hence $A(t)$ is given by

$$A(t) = (L + 2t)(W + 2t)$$

(B.2)

Substituting eqn (B.2) in eqn (B.1) gives

$$dR = \frac{dt}{k(L + 2t)(W + 2t)}$$

(B.3)

Integrating equation (B.3) from $t = 0$ to $t = t_s$ will give the total thermal resistance of the solid

$$R = \int_{t=0}^{t=t_s} dR$$

(B.4)

Carrying out the integration for $R$ gives an expression as shown below:

$$R = \frac{1}{2k(L-W)} \ln \left[ \frac{L \left( t_s + \frac{W}{2} \right)}{W \left( t_s + \frac{L}{2} \right)} \right]$$

(B.5)
B.2 Thermal Capacitance

The thermal capacitance can be calculated as shown below:

\[ C_{\text{th}} = C_p \rho V \]  \hspace{1cm} (B.6)

where \( C_p \) is the specific heat capacity per unit mass, \( \rho \) is the density and \( V \) is the volume given by equation (B.7).

\[ V = 4 \left[ L W t_s + \frac{(W + L)t_s^2}{2} + \frac{t_s^3}{3} \right] \]  \hspace{1cm} (B.7)

B.3 Thermal Model of Si tub

The top surface dimensions of the Si tub are equal to the emitter dimensions [13]. The emitter dimensions and the thickness of the Si tub are substituted in equation (B.5) to give the thermal resistance of the layer. The thermal capacitance is estimated using equation (B.6) and equation (B.7).

B.4 Thermal Model of Oxide

The oxide thickness is very small compared to the lateral dimensions. Hence there is not much thermal spreading in the oxide layer. Therefore, to estimate the thermal resistance and capacitance of the oxide, the formulae to calculate thermal resistance of a slab are used. The thermal resistance of a slab is given by

\[ R = \frac{t_{\text{ox}}}{kLW} \]  \hspace{1cm} (B.8)

where \( k \) is the thermal conductivity of the oxide, \( t_{\text{ox}} \) is the thickness of the oxide, \( L \) and \( W \) are the inner dimensions of the Si-tub. The thermal capacitance is estimated using equation (B.6) where \( V \) is given by

\[ V = LW t_{\text{ox}} \]  \hspace{1cm} (B.9)
B.5 Thermal Model of Si-wafer

Since the thickness of the wafer is very large compared to the lateral dimensions, the thermal resistance of the Si-wafer is estimated using equation (B.4), but in this case integrating $t$ from 0 to $\infty$.

$$
R = \int_{t=0}^{t=\infty} dR
$$

(B.10)

Therefore,

$$
R = \frac{1}{2k(L-W)} \ln \left[ \frac{L}{W} \right]
$$

(B.11)

where $k$ is the thermal conductivity of Si, $L$ and $W$ are the inner lateral dimensions of the Si-tub.

The thermal resistance of the wafer can also be found using the approximation given by Joy and Schlig [6].

$$
R_{th} = \frac{1}{k\sqrt{\pi LW}}
$$

(B.12)

where $k$ is the thermal conductivity of Si; $L$ and $W$ are the inner lateral dimensions of the Si-tub.

If $L=W$, $R_{th}$ is given by the following expression:

$$
R_{th} = \frac{1}{kL\sqrt{\pi}}
$$

(B.13)

To calculate the thermal capacitance, the thermal time constant $\tau_{th}$ is calculated as the time at which $Z_{th}(t)$ derived in [14] reaches $R_{th}(1-1/e)$. The thermal time constant $\tau_{th}$ is given by

$$
\tau_{th} = \frac{4t_{1}t_{2}}{(A-B)^{2}}
$$

(B.14)

where
The thermal capacitance of the wafer is calculated using the following expression:

\[ C_{th} = \frac{\tau_{th}}{R_{th}} \]  

(B.15)
APPENDIX C

SPREADSHEET FOR THREE-POLE NETWORK TRANSFORMATIONS AND TO CALCULATE
WAFER THERMAL IMPEDANCE OF SIGE HBT
A spreadsheet was prepared to calculate the thermal resistance and capacitance of devices with various emitter areas [19]. The inputs to the spreadsheet are the dimensions of various regions of the device (tub, buried oxide and wafer). The principles used to calculate the thermal impedance parameters are explained in the chapter 2. A snapshot of the first page of the spreadsheet where the dimensions are entered and the calculated thermal impedance parameters are displayed is shown in figure C.1. The field where the dimensions are to be entered is also indicated in the figure. The conversion from 3-pole Cauer network into 3-pole Foster network using partial fraction expansion is also implemented in the spreadsheet.

Figure C.1 Snapshot of the thermal impedance-calculator spreadsheet
REFERENCES


[13] Discussions and inputs from Dr. Ronald L. Carter


[19] Discussions and help from Mr. Arun Thomas, AICR at UTA.

BIographies INFORMATION

Sharath Patil received his Bachelors' degree in Electronics and Communications Engineering during 2003-2007, from Sri Jayachamarajendra College of Engineering, Mysore. He worked as a Design Engineer for Kawasaki Microelectronics India, Bangalore from 2007 to 2009. Sharath joined The University of Texas at Arlington in Fall 2009 to pursue Masters in Electrical Engineering with a concentration on Solid State Devices, Circuits and Systems. During his graduate studies, his research has been on the thermal characterization of SiGe HBTs under the guidance of Dr. Ronald Carter. He has worked as an Engineering Intern at Motorola Mobility during the summer of 2010. The author is expected to graduate in the Spring of 2011 and is interested to pursue his career in the field of Analog and Mixed Signal Design.